.. |
bgen
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
bgtiledata
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
bgtilemap
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
cgbpal_m3
|
libgambatte: cgb palette inaccessible period improvements/tests
|
2019-10-01 15:12:02 +02:00 |
display_startstate
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
div
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
dma
|
libgambatte: hdma period/trigger boundary improvements/tests
|
2019-10-01 15:12:02 +02:00 |
dmgpalette_during_m3
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
enable_display
|
libgambatte: fix/test invalid lyc irq retrigger on lcd enable
|
2019-10-01 15:12:02 +02:00 |
halt
|
libgambatte: halt re work
|
2019-03-31 23:46:26 +02:00 |
irq_precedence
|
libgambatte: hdma versus interrupt precedence re work
|
2019-10-01 00:16:49 +02:00 |
lcd_offset
|
test: s/skew/offset/
|
2019-10-01 15:12:01 +02:00 |
lcdirq_precedence
|
libgambatte: fix an off-by-one
|
2019-09-30 17:51:48 +02:00 |
ly0
|
libgambatte: irq timing detail re work
|
2019-03-25 23:31:04 +01:00 |
lyc0int_m0irq
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
lyc153int_m2irq
|
libgambatte: irq timing detail re work
|
2019-03-25 23:31:04 +01:00 |
lycEnable
|
test: more lyc irq stat trigger boundary tests
|
2019-10-01 15:12:02 +02:00 |
lycint_ly
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
lycint_lycflag
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
lycint_lycirq
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
lycint_m0stat
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
lycm2int
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
lywrite
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
m0enable
|
test: more mode=0 irq trigger boundary tests
|
2019-10-01 15:12:01 +02:00 |
m0int_m0irq
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
m0int_m0stat
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
m0int_m3stat
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
m1
|
libgambatte: mode=2 irq trigger boundary improvements/tests
|
2019-10-01 15:12:02 +02:00 |
m2enable
|
libgambatte: mode=2 irq trigger boundary improvements/tests
|
2019-10-01 15:12:02 +02:00 |
m2int_m0irq
|
libgambatte: irq timing detail re work
|
2019-03-25 23:31:04 +01:00 |
m2int_m0stat
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
m2int_m2irq
|
libgambatte: irq timing detail re work
|
2019-03-25 23:31:04 +01:00 |
m2int_m2stat
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
m2int_m3stat
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
miscmstatirq
|
libgambatte: mode=1/lyc irq prevention period improvements/tests
|
2019-10-01 15:12:02 +02:00 |
oam_access
|
libgambatte: add/test dmg oam writable at mode=2/mode=3 boundary
|
2019-10-01 15:12:02 +02:00 |
oamdma
|
libgambatte: add/test oam dma busy during src change
|
2019-10-01 15:12:02 +02:00 |
scx_during_m3
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
scy
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
serial
|
libgambatte: serial transfer div reset re work
|
2019-10-01 15:12:02 +02:00 |
sound
|
test: ch3 wave ram read/write timing tests
|
2019-10-01 15:12:03 +02:00 |
speedchange
|
libgambatte: speed change work
|
2019-10-01 15:12:02 +02:00 |
sprites
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
tima
|
libgambatte: tima tac change inc re work
|
2019-10-01 15:12:02 +02:00 |
undef_ops
|
libgambatte: test/implement unused opcodes
|
2019-10-01 15:12:02 +02:00 |
vram_m3
|
libgambatte: also test late mode=2 vram reads on the dmg
|
2019-10-01 15:12:02 +02:00 |
vramw_m3end
|
hwtests: indicate cgb revision tested.
|
2015-03-23 02:19:55 +01:00 |
window
|
libgambatte: wy/we mode=2 timing improvements/tests
|
2019-10-01 15:12:02 +02:00 |
cgb_bgp_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
cgb_objp_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
fexx_ffxx_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
fexx_ffxx_dumper_cgb.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
fexx_ffxx_dumper_dmg08.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
fexx_read_reset_set_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
fexx_read_reset_set_dumper_cgb.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
fexx_read_reset_set_dumper_dmg08.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
ioregs_reset_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
ioregs_reset_dumper_cgb.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
ioregs_reset_dumper_dmg08.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
jpadirq.txt
|
test: add a textual description of jpad irq observations.
|
2014-07-26 17:40:15 +02:00 |
jpadirq_1.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
jpadirq_2.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
sram.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
vram_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
vram_dumper_cgb.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
vram_dumper_dmg08.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
wram_dumper.asm
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
wram_dumper_cgb.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |
wram_dumper_dmg08.bin
|
rename test directory.
|
2014-07-24 13:00:59 +02:00 |